VLSI Implementation of Multi-Bit Error Detection and Correction Codes for Space Communications

S Poongodi, Asoda Sunayana Rani

Abstract


Data transmission in advanced space communications are suffering with the different types of noises. Further, these noises causeburst errors indata. Thus, the error correction codes (ECC) plays the major role to detect and correct the errors. However, the conventional hamming encoders, decoderswere detected and corrected only one bit error. Therefore, this work implementation the Multi-Bit Error Detection and CorrectionCodes (MBE-DCC) for multiple bits error detection and correction. Initially, MBE-DCC encoding operation is implemented by using generator matrix, which contains both identity bits and parity bits. Then, encoded code word is transmitted into the channel of space communication, where encoded data corrupted by different types of noises, errors. Therefore, the MBE-DCC decoding operation performed at receiver side of space communications, which corrected all the errors using syndrome detection, error location detection, and error correction modules.  The simulations revealed that the proposed MBE-DCC resulted in superior performance than conventional ECC methods

Keywords


Multi-Bit Error Detection and Correction Codes, encoding, decoding, syndrome decoding, error analysis, error correction modules

Full Text:

PDF

References


Somashekhar, Vikas Maheshwari, and R. P. Singh. "A Study of Fault Tolerance In High Speed VLSI Circuits." International Journal Of Scientific & Technology Research 8.08 (2019).

Palchaudhuri, Ayan, and Anindya Sundar Dhar. "Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support." Journal of Parallel and Distributed Computing 151 (2021): 13-23.

Sharma, Vishal, et al. "A reliable, multi-bit error tolerant 11T SRAM memory design for wireless sensor nodes." Analog Integrated Circuits and Signal Processing 107.2 (2021): 339-352.

Tavakkolai, Hamid, GholamrezaArdeshir, and Yasser Baleghi. "Fast adder with the ability of multiple faults detection and correction." International Journal of Nonlinear Analysis and Applications 12.Special Issue (2021): 937-950.

Maiti, Swapan, Meghna Sengupta, and Dipanwita Roy Chowdhury. "Generating nonlinear codes for multi-bit symbol error correction using cellular automata." Physica D: Nonlinear Phenomena 415 (2021): 132758.

Abbas, S. M., Tonnellier, T., Ercan, F., & Gross, W. J. (2020, October). High-throughput VLSI architecture for GRAND. In 2020 IEEE Workshop on Signal Processing Systems (SiPS) (pp. 1-6). IEEE.

Sai, G. Manoj, et al. "Diagonal hamming based multi-bit error detection and correction technique for memories." 2020 International Conference on Communication and Signal Processing (ICCSP). IEEE, 2020.

Satyanarayana, Telugu, Vaseen Ahmed Qureshi, and G. Divya. "Design and implementation of error detection and correction system for semiconductor memory applications." (2022): 325-330.

Flayyih, WameedhNazar. "Crosstalk aware multi-bit error detection with limited error correction coding for reliable on-chip communication." International Journal of Computer Applications 179.40 (2018).

Tripathi, S., Jana, J., Samanta, J., Raj, A., Ranjan, D., & Singh, M. P. (2020). Design and evaluation of neale-based multi-bit adjacent error-correcting codec for sram. In Proceedings of the 2nd International Conference on Communication, Devices and Computing (pp. 259-268). Springer, Singapore.

Sharma, V., Bisht, P., Dalal, A., Gopal, M., Vishvakarma, S. K., & Chouhan, S. S. (2019). Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications. AEU-International Journal of Electronics and Communications, 104, 10-22.

Reviriego, Pedro, Salvatore Pontarelli, and AneesUllah. "Error detection and correction in SRAM emulated TCAMs." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 27.2 (2018): 486-490.

Tajasob, Sarvenaz, MortezaRezaalipour, and Masoud Dehyadegari. "Designing energy-efficient imprecise adders with multi-bit approximation." Microelectronics Journal 89 (2019): 41-55.

Mandal, Swagata, et al. "Criticality aware soft error mitigation in the configuration memory of SRAM based FPGA." 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID). IEEE, 2019.

Mandal, Swagata, et al. "Criticality aware soft error mitigation in the configuration memory of SRAM based FPGA." 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID). IEEE, 2019.

Sengupta, M., & Chowdhury, D. R. (2019). Generating Non-linear Codes for Multi-bit Symbol Error Correction using Cellular Automata. Booklet of abstracts, 42.

Sayed, Nour, Rajendra Bishnoi, and Mehdi B. Tahoori. "Fast and reliable STT-MRAM using nonuniform and adaptive error detecting and correcting scheme." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 27.6 (2019): 1329-1342.

Chabot, Alexandre, et al. "A memory reliability enhancement technique for multi bit upsets." Journal of Signal Processing Systems 93.4 (2021): 439-459.

Tripathi, S., Maity, R. K., Jana, J., Samanta, J., &Bhaumik, J. (2020). FPGA based low area multi-bit adjacent error correcting codec for SRAM application. Radio electronics and Communications Systems, 63(10), 543-552.

Jain, A., Veggetti, A. M., Crippa, D., Benfante, A., Gerardin, S., &Bagatin, M. (2022). Radiation Tolerant Multi-Bit Flip-Flop System with Embedded Timing Pre-Error Sensing. IEEE Journal of Solid-State Circuits.

Liu, L., Zhuang, Y., Zhang, L., Tang, H., & Dong, S. (2018). Proactive correction coset decoding scheme based on SEC-DED code for multibit asymmetric errors in STT-MRAM. Microelectronics journal, 82, 92-100.

Li, T., Liu, H., & Yang, H. (2019). Design and characterization of SEU hardened circuits for SRAM-based FPGA. IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 27(6), 1276-1283.

Kavitha, S., et al. "Energy Efficient, Hamming Code Technique for Error Detection/Correction Using In-Memory Computation." 2021 25th International Symposium on VLSI Design and Test (VDAT). IEEE, 2021.

Liu, Shanshan, Pedro Reviriego, and Fabrizio Lombardi. "Detection of limited magnitude errors in emerging multilevel cell memories by one-bit parity (OBP) or two-bit parity (TBP)." IEEE Transactions on Emerging Topics in Computing 9.4 (2019): 1792-1802.

Somashekhar, Vikas Maheshwari, and R. P. Singh. "A Study of Fault Tolerance In High Speed VLSI Circuits." International Journal Of Scientific & Technology Research 8.08 (2019).

K.Gayathri and Dr.S Poongodi,” Energy Efficient Design of Full Adder using the XOR/XNOR Gates”, Grenze International Journal of Engineering and Technology, (2022), 211-215.

S.Poongodi and Dr.B. Kalaavathi,” The Transmission of Image and Data Through Video Signal Using Wavelet Transform”, International Journal of Innovative Research in Science, Engineering and Technology, April 2014, Vol.3, issue 4, pp.11345-11349.

Poongodi.S and Ramya. C,” Video Watermarking Using RST Resilient Technique”, International Journal of Electronics and Computer Science Engineering,2012,348-355.

S.Poongodi and Dr.B. Kalaavathi,” Data Hiding in Watermarking Technique with Effective Key Length Using Spread Spectrum Technique”, Australian Journal of Basic and Applied Sciences,Sep 2014,100-105.




DOI: http://dx.doi.org/10.23755/rm.v44i0.897

Refbacks

  • There are currently no refbacks.


Copyright (c) 2022 S Poongodi, Asoda Sunayana Rani

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.

Ratio Mathematica - Journal of Mathematics, Statistics, and Applications. ISSN 1592-7415; e-ISSN 2282-8214.